Share this Job

Director - CMOS Design Technology

Apply now »

Date: Apr 10, 2019

Location: Boise, ID, US

Company: Micron


Req. ID: 129775 

Micron Technology’s vision is to transform how the world uses the information to enrich life and our dedication to people, innovation, tenacity, teamwork, and customer focus allows us to fulfill our mission to be a global leader in memory and storage solutions. This means conducting business with integrity, accountability, and teamwork while supporting our global community.


As the Director of CMOS Design Technology, Micron’s DRAM and Emerging Memory technologies, you will set the direction and have ultimate responsibility for CMOS device targets, CMOS scaling strategy, interconnect strategy and modeling – and overall circuit simulation accuracy. These responsibilities will include working very closely with the Technology Development team in charge of developing CMOS devices and interconnects. You'll also closely work with Product Engineering and Manufacturing teams responsible for ramping products and optimizing devices for performance and power. Your primary customer for circuit simulation is the Design Engineering team responsible for implementing product designs across multiple technologies. To be successful in this role you'll need experience with CMOS device targeting and development, CMOS and circuit scaling challenges, and with matching efficient device performance and leakage needs with product requirements.


  • Provide CMOS targets optimized against DRAM and EM product requirements
  • Define figure of merit simulation specifications for CMOS capability
  • Define AC components of eSPEC and partner with TD on full eSPEC alignment
  • Maintain CMOS roadmap aligned to product roadmaps including scaling paths
  • Partner with Technology Development on CMOS optimization and modeling
  • Define data requirements for ongoing Design model health reporting
  • Ultimately responsible for circuit simulation accuracy


  • 10+ years of industry experience
  • 5 years’ experience leading CMOS or Modeling teams, and working with teams across multiple to pursue complex multi-discipline problems
  • Experience with transistor level circuit design and simulation
  • Knowledge of CMOS compact modeling including statistical variation
  • Experience with CMOS device target setting and related process tuning

About Us

As the leader in innovative memory solutions, Micron is helping the world make sense of data by delivering technology that is transforming how the world uses information. Through our global brands — Micron, Crucial and Ballistix — we offer the industry’s broadest portfolio. We are the only company manufacturing today’s major memory and storage technologies: DRAM, NAND, NOR, and 3D XPoint™ memory. Our solutions are purpose-built to demonstrate the value of data to unlock financial insights, accelerate scientific breakthroughs and improve communication around the world.

Micron Benefits

Employee Rewards Program, Healthcare, Paid time off (Combined Sick and Vacation Time), Retirement savings plans, Paid maternity/paternity leave, Employee Assistance Program, Professional development training, Workplace wellness programs, Micron Health Clinic (Boise only), Fitness Center / Activity rooms (Boise only), Tuition Reimbursement, Micron Corporate Discounts, Casual Dress attire.


All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status.

For US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s Human Resources Department at 1-800-336-8918 or 208-368-4748 and/or submit: Job Information Request Form to:

Keywords:  Boise || Idaho (US-ID) || United States (US) || DEG (DRAM Engineering Group) || Experienced || Regular || Engineering || #LI-KD1 ||

Nearest Major Market: Boise
Nearest Secondary Market: Meridian

Job Segment: Manager, Engineer, Design Engineer, Management, Engineering